

# UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/320,271	05/27/1999	HIROYUKI WATANABE	990559	4409
23850 75	590 10/17/2003		EXAMINER	
ARMSTRONG, KRATZ, QUINTOS, HANSON & BROOKS, LLP			LEE, CALVIN	
1725 K STREE SUITE 1000	T, NW		ART UNIT	PAPER NUMBER
WASHINGTO	N, DC 20006		2825	
			DATE MAILED: 10/17/200	3

Please find below and/or attached an Office communication concerning this application or proceeding.

				Ar			
-		Application No.	Applicant(s)	<i></i>			
	_	09/320,271	WATANABE ET AL.				
	· Office Action Summary	Examiner	Art Unit				
		Lee Calvin	2825				
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address						
Period fo		VIC SET TO EVDIDE 2	MONTH(S) EDOM				
THE N - Exten after: - If the - If NO - Failui - Any re	DRTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. Issions of time may be available under the provisions of 37 CFR 1.15 (6) MONTHS from the mailing date of this communication. Period for reply specified above is less than thirty (30) days, a repperiod for reply is specified above, the maximum statutory period to reply within the set or extended period for reply will, by statuted ply received by the Office later than three months after the mailing dispatent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a ly within the statutory minimum of th will apply and will expire SIX (6) MC e. cause the application to become	a reply be timely filed nirty (30) days will be considered timely. DNTHS from the mailing date of this comm ABANDONED (35 U.S.C. § 133).	unication.			
1)🛛	Responsive to communication(s) filed on 22	Septemberl 2003 (Amen	dment F) .				
2a)⊠	This action is <b>FINAL</b> . 2b) The	nis action is non-final.					
3)□ Dispositi	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. sition of Claims						
4)⊠	Claim(s) 1-13,21 and 22 is/are pending in the	application.					
	4a) Of the above claim(s) is/are withdra	wn from consideration.					
5)⊠	Claim(s) <u>22</u> is/are allowed.						
6)⊠	☑ Claim(s) <u>1,2,4,7-12 and 21</u> is/are rejected.						
7) 🖂	☑ Claim(s) <u>3,5,6 and 13</u> is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement.							
Applicati	on Papers						
9) The specification is objected to by the Examiner.							
10)⊠ The drawing(s) filed on <u>27 May 1999</u> is/are: a)⊠ accepted or b)⊡ objected to by the Examiner.							
===	Applicant may not request that any objection to the						
11)∐ 1	he proposed drawing correction filed on		disapproved by the Examiner.				
40) 🗆 🗆	If approved, corrected drawings are required in re						
, —	The oath or declaration is objected to by the Ex	caminer.					
	nder 35 U.S.C. §§ 119 and 120						
	Acknowledgment is made of a claim for foreig	n priority under 35 U.S.C	. § 119(a)-(d) or (f).				
,-	☑ All b)☐ Some * c)☐ None of:						
	1. Certified copies of the priority document						
	2. Certified copies of the priority document		•				
	<ol> <li>Copies of the certified copies of the prio application from the International Bu ee the attached detailed Office action for a list</li> </ol>	ireau (PCT Rule 17.2(a))		ıge			
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).							
`	☐ The translation of the foreign language procknowledgment is made of a claim for domest	• • •					
Attachment —	(s)						
2) Notice	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449) Paper No(s) _	5) Notice o	v Summary (PTO-413) Paper No(s). f Informal Patent Application (PTO-15				
S Patent and Tra	odomask Office						

Application No: 09/320,271 Page 2 WATANABE et al.

Docket No: 990559

#### FINAL ACTION

#### Response to Amendment

The amendment of claim 21, dated September 22, 2003, is acknowledged. 1.

### Claim Rejections - 35 USC § 102

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

(e) the invention was described in a patent granted on an application for patent by another filed in the US before the invention by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

Claims 1, 2, and 21 are rejected under 35 U.S.C. 102(e) as being anticipated by Wada et al. Wada et al discloses a method of a semiconductor device formed by Damascene, comprising

- introducing impurities into a first insulation layer 183 formed on a substrate [Fig. 49B, col.101]

- forming a trench in the first insulation layer [Fig. 28A]
- embedding in the trench a first conductive layer 187 [Fig. 49C]
- forming a second insulation layer 32 on the first insulation layer 31 [Fig. 28D]
- forming a contact hole in the second insulation layer [col. 77]
- forming a second conductive layer in the contact hole, electrically connected to the first conductive layer [Fig. 28E]

Wada et al also suggests using masks 21a and 21b to form, respectively, contact hole 5 and trench 4, [Figs. 16C-16E]

- 4. Claim 1 is rejected under 35 U.S.C 102(e) as being anticipated by Gambino et al (6,136,686) Gambino et al discloses a method of a semiconductor device done by Damascene comprising
- introducing impurities into a first insulation layer 22 formed on a substrate 12 [Fig. 5 and col 5]
- embedding and forming in the first insulation layer a first conductive layer 60 62 64 [Fig. 6]

# Claim Rejections - 35 U.S.C. § 103

- 5. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Application No: 09/320,271 Page 3

. Docket No: 990559 WATANABE et al.

6. Claims 1, 2, 4, 7-12, and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Hsieh et al (US 5,960,321) in view of Wada et al or Jain et al (US 6,153,519).

- a) In re claims 1 and 10, Hsieh et al discloses a method of a semiconductor device, comprising:
- introducing impurities into a first insulation layer 26 formed on a substrate 20 [Fig. 2B]
- embedding and forming in the first insulation layer a first conductive layer [cols. 1-2]

Hsieh et al does not suggest using Damascene to form the first conductive layer. Jain et al teaches forming first and second conductive layers 36 66 by Damascene method.

It would have been obvious to one of ordinary skill to have modified *Hsieh*'s process by utilizing Damascene method because Damascene method is notoriously well known as seen by the plethora of *Gambino et al* [col. 2] and *Jain et al* both suggesting damascene processes in interconnect

- b) In re claim 2 and 21, *Hsieh et al* is silent about second, third insulation layers and second, third conductive layers. Nevertheless, such multi-level interconnect structure is known in the semiconductor processing art as evidenced \*\* by *Jain et al* disclosing:
- forming a first insulating layer 26 on a flat surface of a substrate 10 [col. 4, lns. 48-61]
- forming a trench and a contact hole 28 in the first insulating layer by etching [Fig. 1]
- embedding and forming a first conductive layer 36 in the first insulating layer [col. 5]
- forming a second insulating layer 56 on a flat surface of the first insulating layer [Fig. 5]
- forming a trench 52 in the second insulating layer by etching [col. 5, ln. 31]
- embedding and forming in the second insulating layer a second conductive layer **66** electrically connected to the first conductive layer [Fig. 6]
- forming other conductive layers in other insulating layers [col. 5, ln. 49]
- \*\* and by Wada et al disclosing [Figs. 1B] a first conductive layer 82 in a first insulation layer 81, a second conductive layer 83 in a second insulation layer 81, and a third conductive layer 83 in a third insulation layer 81 [cols. 1 and 4]

It would have been obvious to one of ordinary skill to have modified *Hsieh*'s process by utilizing a multilayer structure of interconnection because the multilayer structure is required for complex circuit design.

c) In re claims 4 and 11-12, since *Wada et al* suggests using a mask **21a** and **21b** to form a contact hole 5 and trench **4**, respectively [Figs. 16C-16E], *Wada et al* inherently teaches etching first,

Page 4

Application No: 09/320,271

. Docket No: 990559

WATANABE et al.

second, and third insulation layers, using mask patterns, to form first, second, and third openings/trenches, respectively for first, second, and third interconnections.

7. Claims 7-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over *Wada et al*, Gambino et al, and Hsieh et al and Jain et al., as applied to claim 1, in view of Ohbayashi et al (US 5,863,702).

None of the cited references teaches or suggests the insulating layers comprising silicon oxide containing at least 1% of carbon. *Ohbayashi et al* teaches dielectric layers, for protecting a semiconductor substrate, comprising inorganic thin films of ZnS, SiO, ... oxide film of a metal such as Si, Ge, ... contain 1 to 15 mol % of carbon [col. 10].

It would have been obvious to one of ordinary skill to have modified the insulating layers of *Jain* by utilizing SiO containing at least 1% of carbon, taught by *Ohbayashi*, because the resulted insulating/dielectric layers can withstand heat and stress.

## Allowable Subject Matter

- 8. Claim 22 is allowed.
- 9. Claims 3, 5-6, and 13 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims because none of the cited references teaches or suggests introducing impurities into second and/or third insulation layers, and an interface between a first insulation layer and a fourth insulation layer.

#### Response to Arguments

10. Applicant's arguments that the cited references fail to teach or suggest a first insulating layer formed on a flat underlying face are unpersuasive.

Although Fig. 49B in the *Wada et al* reference does not show the substrate 181 [col.101, ln.53], the structure shown in the figure is over the substrate, and the feature 182, for example, is a flat underlying face over a substrate. In addition, *Wada et al* includes another embodiment in which the contact opening is to a p-n junction in a silicon substrate [col.102, ln.66 through col.103, ln.3 and col.104, ln.53]. Examiner also notes that:

- a) Gambino et al suggests an insulation layer 22 formed on a flat surface, over a substrate 12 [Fig. 1];
- b) Hsieh et al teaches a first insulation layer 26 formed on a flat surface, over a substrate 20 [Fig. 2A]
- c) Jain et al reveals a first insulating layer 26 formed on a flat surface, over a substrate 10 [Figs. 1-7].

Application No: 09/320,271 Page 5
Docket No: 990559 WATANABE et al.

Moreover, such insulator formation is notoriously well known as seen by the plethora of such IDS references as: Thomas (4,920,071) disclosing a SiO<sub>2</sub> layer 28 on a flat underlying surface over a substrate [Fig. 1A]; Chen et al (6,080,663) disclosing an insulator 204 on a flat surface of a substrate 200 [Fig. 2A]; Naik et al (6,201,168) disclosing a low K insulator 102 on a flat surface of a substrate 100 [Fig. 1B]; and Gardner (6,475,903) disclosing an insulating layer 201 (or layer 202) on a flat underlying surface over a substrate 205 [Fig. 2a and col. 5].

In conclusion, the arguments are moot in light of a final rejection shown above.

11. Accordingly, THIS ACTION IS MADE FINAL. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire three months from the mailing date of this action. In the event a first reply is filed within two months of the mailing date of this final action and the advisory action is not mailed until after the end of the three-month shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than six months from the date of this final action.

# **Contact Information**

12. Any inquiry concerning this communication from the Examiner should be directed to *Calvin Lee* at (703) 306-5854 from 7 to 17 ET (Monday through Thursday). If attempts to reach the examiner by telephone are unsuccessful, Art Unit 2825's Supervisory Patent Examiner *Matthew Smith* can be reached at (703) 308-1323.

Any inquiry relating to the status of this application should be directed to the Group receptionist whose telephone number is (703) 308-0596. The fax phones are (703) 872-9318 for regular communications and (703) 872-9319 for After-Final communications.

CL

CARIDAD EVERHART PRIMARY EXAMINER

October 8, 2003